OvertureMMXXI/HDL-RepoBench-Sample
Preview • Updated • 75 • 1
Edit Datasets filters
Active filters: systemverilog
AbiralArch/hardware-cvdp-examples
Updated • 24
AbiralArch/hardware-verilogeval-v2
Viewer • Updated • 471 • 35
AbiralArch/hardware-shailja-vgen
Viewer • Updated • 87 • 16
AbiralArch/hardware-cvdp-complete
Updated • 204 • 1
Arrakark/scalared_guidelines
Viewer • Updated • 7.23k • 12 • 1
Zanehpn/MHRC-Bench
Viewer • Updated • 47.2k • 77
weiber2002/ICRTL
Viewer • Updated • 6 • 27 • 1
VN-26/rtl-llm-dataset
Updated • 22
henryen/hwe-bench
Viewer • Updated • 834 • 834 • 1
ananymous75/hier-sva-ds
Updated • 19
AnonymousHierSVA/HierSVA
Updated • 279
vyomaalabs/verixa-dataset
Viewer • Updated • 105k • 46
violinwang/specpss-benchmark
Viewer • Updated • 52 • 16
aashay96/scientific-posttrain-rtl-formal-eval
Preview • Updated • 31
rtl-debug-bench/rtl-debug-bench
Updated • 42 • 2
beatsprom/semiconductor-rtl-verilog-chip-design-2026
Viewer • Updated • 1k • 109 • 2
aditigupta/EquivSVA
Viewer • Updated • 480 • 104
HPAI-BSC/SystemVerilog-SFT-86k
Viewer • Updated • 85.7k • 171 • 1
HPAI-BSC/SystemVerilog-RL-12k
RL Environment • Updated • 7.77k • 283 • 3
yuhanqin/ut-evaluation
Updated • 174
lumees/hdl-corpus
Viewer • Updated • 11.6M • 119
PureOne/saelqir-m1-executable-weight-memory-v1.0
Viewer • Updated • 240 • 173
xyjoey/VerilogEval-v2-EXT
Viewer • Updated • 209 • 166